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ABSTRACT
Neuromorphic computing using post-CMOS technologies is
gaining immense popularity due to its promising abilities to
address the memory and power bottlenecks in von-Neumann
computing systems. In this paper, we propose RESPARC - a
reconfigurable and energy efficient architecture built-on Mem-
ristive Crossbar Arrays (MCA) for deep Spiking Neural Net-
works (SNNs). Prior works were primarily focused on device
and circuit implementations of SNNs on crossbars. RESPARC
advances this by proposing a complete system for SNN accel-
eration and its subsequent analysis. RESPARC utilizes the
energy-efficiency of MCAs for inner-product computation and
realizes a hierarchical reconfigurable design to incorporate the
data-flow patterns in an SNN in a scalable fashion. We eval-
uate the proposed architecture on different SNNs ranging in
complexity from 2k–230k neurons and 1.2M–5.5M synapses.
Simulation results on these networks show that compared to
the baseline digital CMOS architecture, RESPARC achieves
500× (15×) efficiency in energy benefits at 300× (60×) higher
throughput for multi-layer perceptrons (deep convolutional
networks). Furthermore, RESPARC is a technology-aware ar-
chitecture that maps a given SNN topology to the most opti-
mized MCA size for the given crossbar technology.
CCS Concepts
•Hardware → Emerging architectures;
Keywords
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1. INTRODUCTION AND RELATED WORK
Deep Learning Networks (DLN) inspired from the hierar-
chical organization of neurons and synapses in human brain
are an important class of machine learning algorithms and
have redefined the state-of-the-art for many cognitive applica-
tions [1]. However, DLNs involve data-intensive computations
that lead to high power and memory bandwidth requirements
on von-Neumann machines. As a result, the power budget
they thrive on is multiple orders of magnitude greater than
the human brain. For instance, AlexNet [1] that won the Im-
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ageNet challenge in 2012 consisted of 650k neurons and 60M
synapses, and thrives on 2-4 GOPS of compute power per clas-
sification. Such power and memory bottlenecks have inspired
the research in neuromorphic computing to build efficient ar-
chitectures for accelerating neural networks by overcoming the
von-Neumann bottlenecks. To this effect, several works have
shown DLN implementations using graphic processing units,
multi-core processors and hardware accelerators [2, 3].
While DLNs are being successfully used in many recog-
nition applications, there is a growing shift in the research
community towards a more biologically plausible and energy-
efficient computing paradigm, Spiking Neural Networks (SNN)
[4]. Driven by brain-like spike based computations, SNN in-
volves event-driven data processing making them the emerging
choice for energy-efficient recognition applications. Addition-
ally, recent researches have shown deep SNNs to exhibit high
accuracy on various complex recognition tasks [4]. However,
CMOS implementations of neuromorphic systems to acceler-
ate SNNs suffer from power and area inefficiencies that stem
from the realization of neuron and synapse functionality using
primitives namely instructions and Boolean logic, resulting in
dozens of transistors to mimic a single neuron/synapse [5].
The limitations of CMOS can be addressed with emerging
technologies, such as memristive devices that realize synap-
tic functionalities with very high efficacy [6]. Crossbars made
up of these devices at the cross-points have been studied for
energy-efficient inner-product engines [7,8]. This has furthered
the efforts to realize in-memory processing based architectures
using Memristive Crossbar Arrays (MCA) for neuromorphic
applications. However, MCA size is a strong function of tech-
nology, for example, Phase Change Memories (PCM) [9], Ag-
Si [6], Spintronic devices [10] etc. Large crossbars allow more
flexibility in directly mapping an SNN onto it. This can also
reduce peripheral overheads and thereby improve overall en-
ergy consumption. However, large crossbars are infeasible as
they suffer from non-idealities like sneak-paths, process vari-
ations and parasitic voltage drops [11, 12] which lead to erro-
neous computations. This necessitates the design of reconfig-
urable platforms for SNNs that can utilize the MCA energy
benefits as well as address the limitations posed by MCA size.
In this work, we introduce RESPARC - a novel reconfig-
urable neuromorphic architecture built on MCAs for efficient
implementation of SNN applications. The post-CMOS tech-
nology based MCAs provide efficient realization of synapses
[6]. Additionally, crossbars store the network weights thereby
enabling “in-memory processing”. This circumvents the prob-
lems associated with frequent and large volumes of data trans-
fer between CPU and memory for implementing DLNs on
conventional computing systems [13]. We translate the event-
driven nature of SNN computations to architectural techniques
(discussed in section 3.2) in order to achieve higher energy-
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efficiency. Hence, RESPARC aims at synergically combin-
ing the benefits of SNN and the design space of emerging
technology using MCAs. Organizationally, RESPARC is a
three-tiered reconfigurable platform designed to incorporate
the data-flow patterns in any neural network in a scalable
fashion. Each tier is targeted to bring in a specific variety of
reconfigurability with respect to the SNN morphology. The
three tiers are namely:
1. Macro Processing Engine - reconfigurable com-
pute unit to map neurons with variable fan-in.
2. NeuroCell - reconfigurable datapath to map SNNs
with varying inter and intra layer connectivities namely
Multi-Layer Perceptrons (MLPs) and Convolutional Neu-
ral Networks (CNNs).
3. RESPARC - reconfigurable core to map SNNs with
varying size (number of layers).
RESPARC is a spatially scalable architecture. It enumer-
ates the synapses across MCAs on different mPEs, with mPEs
spread across different NeuroCells thereby, using more MCAs
for mapping a larger spiking neural network. Additionally,
RESPARC’s reconfigurability enables the usage of variable
MCA sizes for mapping a given SNN topology. Hence, for any
given MCA technology, a size which is permissible by the tech-
nology constraints for proper operation can be chosen thereby,
enabling “technology-aware” mapping of SNNs on RESPARC.
Prior work on MCAs for SNN implementations have pri-
marily focused on device and circuit optimizations and do not
involve architecture-level analysis [10]. The benefits at device-
level need to be preserved at system-level. Our work proposes
a full-fledged MCA based reconfigurable neuromorphic archi-
tecture that can implement a wide variety of SNNs with vary-
ing complexity and topology, as required by an application. It
also helps to perform system-level analysis of MCAs, as MCAs
are not a drop-in replacement for existing computation cores
in the CMOS SNN implementations.
Post-CMOS based architectures were also explored in [8,13,
14]. While these works propose architectures for artificial neu-
ral networks, RESPARC targets SNN and utilizes its event-
drivenness for added energy benefits. Additionally, RESPARC
is distinct micro-architecturally as it explores a spatially scal-
able design based on reconfigurable hierarchies. Moreover, our
design obviates the use of energy hungry analog-digital con-
versions unlike [13,14] thereby leading to energy reductions.
There has also been prior work on SNN acceleration using
CMOS technologies. For instance, Akopyan et al. [5] proposed
TrueNorth which uses low power 28 nm CMOS technology and
asynchronous circuit designs. While our work is complemen-
tary to the effects of [5], we explore post-CMOS technology
for SNN acceleration. Moreover, to analyze the benefits of
RESPARC with respect to CMOS accelerators, we implement
an optimized CMOS based baseline. Additionally, other tech-
niques such as asynchronous computation will complement the
SNN acceleration on RESPARC.
In summary the key contributions of this work are:
1. An efficient memristive crossbar based architec-
ture for spiking neural networks is designed to har-
ness the energy-efficiency from in-memory processing and
event-driven computation.
2. Different spiking network topologies (MLP, CNN)
from different recognition applications namely digit
recognition, house number recognition and object clas-
sification are mapped onto RESPARC and analyzed for
performance and energy benefits with respect to their
digital CMOS implementations.
3. Different MCA sizes for different SNN topolo-
gies based on the limitations posed by the mem-
ristive technology are explored to determine the opti-
mum crossbar size for mapping a given network.
2. BACKGROUND
2.1 Spiking Neural Network
Input Output OutputInput
Filter
Convolution
(b) CNN(a) MLP
Σ
(c) Neuron
Figure 1: (a) A 2-layer MLP; (b) A convolution layer in CNN;
(c) A Neuron
SNN is regarded as the third generation neural network.
SNNs require the input to be encoded as spike trains and in-
volve spike-based (0/1) information transfer between neurons.
At a particular instant, each spike is propagated through the
layers of the network while the neurons accumulate the spikes
over time causing the neuron to fire or spike. The deep SNN
topologies used in this work are MLPs and CNNs. An MLP,
shown in Fig. 1(a), is a multi-layered SNN in which all neurons
in a layer are connected to all neurons in the previous layer.
A deep CNN, shown in Fig. 1(b), is also a multi-layered SNN
composed of alternating convolution and sub-sampling layers.
As shown in Fig. 1(c), a typical spiking neuron does an accu-
mulation operation followed by thresholding operation. The
spiking neuron model used in this work is the Integrate-and-
Fire (IF) model. Note that, our work focuses on the test-
ing/computation of the SNN and assumes that RESPARC has
been trained offline using supervised training algorithms [4].
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Figure 2: (a) Typical Spiking Neural Network (SNN) (b) SNN
mapped to Memristive Crossbar Array (MCA)
Fig. 2(a) shows a 2-layer fully connected SNN. Fig. 2(b)
shows the connectivity structure/matrix (from Fig. 2(a)) map-
ped onto an MCA. The memristive devices at its cross-points
encode the synaptic weights of the SNN. An MCA receives
voltage inputs at its rows and the resulting current output at
any column is the weighted summation of the encoded weights
at that column and the input voltage. This is a direct con-
sequence of the Kirchhoff’s law as the current output into a
column from any cross-point will be the product of the con-
ductance at that cross-point and the voltage across it. Thus,
MCA is an analog “inner-product” computation unit. The
MCA outputs are interfaced with neurons. The neurons re-
ceive the input current that results in its membrane poten-
tial accumulating over time. When the membrane potential
reaches a threshold, the neuron spikes (“1”) thus mirroring the
function of an IF neuron.
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Figure 3: RESPARC as a pool of NeuroCells
3. RESPARC
3.1 Reconfigurable Hierarchies
RESPARC (shown in Fig. 3) is the reconfigurable core and
the topmost level among the three reconfigurable hierarchies.
As shown in Fig. 3, RESPARC is composed of pool of Neuro-
Cells which are the second level in the reconfigurable hierarchy.
Fig. 4 shows a macro Processing Engine (denoted as mPE in
Fig. 3) which is the lowest level in the hierarchy. Next, we
will discuss the organization and the logical dataflow in each
hierarchy starting from the lowest level and moving towards
the higher levels.
3.1.1 mPE - Reconfigurable Compute Unit
A macro Processing Engine (mPE) is composed of multi-
ple MCAs tied together to the Local Control Unit. The mPE
shown in Fig. 4 includes four MCAs, each of which is asso-
ciated to its neurons and a set of buffers namely (1) Input
Buffer (iBUFF), (2) Output Buffer (oBUFF) and (3) Target
Buffer (tBUFF). The iBUFF buffers the input spike packets
received until the required data needed by the MCA is avail-
able. Similarly, the oBUFF buffers the output spike packets
computed by the neuron until the required data to be sent to
a target neuron is available. The tBUFF stores the address of
the target neuron(s). Although, we consider IF neurons in this
work, any spiking neuron can be interfaced with the MCA.
The MCAs contain the synapses corresponding to the neu-
rons being computed in an mPE. This is realized by mapping
the connectivity matrix on the MCAs as shown in Fig. 2.
However, for memristive technology, MCA sizes which ensure
reliable operation are much smaller for instance 64 rows and
64 columns (64 ×64) in comparison to a typical neural net-
work’s fan-in that is of the order of several hundreds [11].
This necessitates partitioning the connectivity matrix to map
it across multiples MCAs. Subsequently, the neuron output
is computed by time-multiplexing the MCA outputs onto the
neuron as shown in Fig. 5. An mPE can be configured to sup-
port time-multiplexed computation of multiple degrees to map
neurons with variable fan-in. In case a neuron’s fan-in exceeds
the fan-in support an mPE provides locally, the connectivity
matrix is mapped across multiple mPEs.
For sparser connectivity matrices, which is typical of CNNs,
different output neurons have different inputs along with some
input sharing. Hence, a column (column maps to an output
neuron) in an MCA will consist of synapses at only certain
sparse locations (rows) that correspond to its inputs leading
to incompletely utilized MCA. Further, mapping the connec-
tivity matrix of a CNN directly to a large MCA results in
higher non-utilization due to large number of unused cross-
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Figure 4: Macro Processing Engine - The mPE receives input
spikes from the IO Bus and the Switch Network which is pro-
cessed by the MCAs to produce output currents - C1, C2, C3,
C4. Additionally, external MCA currents (C ext) can also be
received by an MPE. Finally, the MCA currents get integrated
into the neurons to produce output spikes that are then sent to
the target neurons through Switch Network. The CCU controls
the transfer of MCA currents to and fro between two mPEs.
points (synapses). However, enumerating the connectivity ma-
trix across multiple smaller MCAs facilitates enhanced input-
sharing that improves MCA utilization. Consequently, this
reduces the number of mPEs required for the mapping. This
improves overall energy consumption by reducing the periph-
eral energy per MCA. Hence, mPE’s reconfigurability enables
optimized MCA utilization for sparse connectivity.
3.1.2 NeuroCell - Reconfigurable Datapath
As shown in Fig. 3, a NeuroCell is composed of multiple
mPEs and programmable switches. The switch network en-
ables spike-packet transfers within the NeuroCell. A switch
connects to its four neighboring mPEs. Additionally, each
switch has a dedicated connection to the switches in the same
row and same column. This enables low-latency (one-hop)
spike-packet transfers between the connected mPEs. Essen-
tially, a NeuroCell is a pool of mPEs coupled with dense local
connections that enables high throughput digital data transfer
within it.
Each switch can be configured to serve one or multiple mPEs
it connects to thereby, realizing a reconfigurable datapath
within the NeuroCell. This enables to optimize the datap-
ath for the given SNN’s connectivity. Consequently, this re-
duces the load on each switch and simplifies the overall traffic
management within the NeuroCell. Fig. 6 shows the pro-
grammable switch design. Each input and output line is as-
sociated with data and address buffers to synchronize data
transfer between the receiver and target mPE. Further, de-
pending on the switch configuration, it arbitrates between the
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sender mPEs.
As mentioned before, a connectivity matrix can span across
multiple mPEs. To compute the neuron output, MCA cur-
rent(s) from one mPE is transmitted to another mPE (con-
sisting the neuron) followed by their time-multiplexed integra-
tion. Such analog signal transmission is facilitated by gated
wires connecting the neighboring mPEs (dashed lines in Fig.
3).
3.1.3 RESPARC - Reconfigurable Core
RESPARC is the scalable extension of a NeuroCell (NC)
and enables mapping of an SNN (that exceeds an NC’s size)
across multiple NCs. The NCs share a global “IO BUS” that
connects to an SRAM (Input Memory). Thus, data transfer
between different NCs go through the SRAM. Each NC in the
NC-array is associated with a “tag (x, y)” which facilitates
input broadcast from the SRAM to a variable number of NCs
(that map to a given layer) within a single cycle. To monitor
the completion of an NC’s computation, the global control
unit consists of an event-flag, dedicated to every NC which
gets set when the NC completes.
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Figure 7: (a) Logical Dataflow in NeuroCell - High Through-
put Data Transfer across switch network (multiple mPEs send
data to multiple mPEs in parallel) (b) Logical Dataflow in
RESPARC - Serial Data Transfer across shared bus
Fig. 7 illustrates the logical dataflow involved across hier-
archies for SNN computation. Within an NC, parallel data
transfer occurs between layers of the SNN through the switch
network. Data transfer occurs serially through the shared bus
between layers mapped across multiple NCs to compute the
final output.
3.2 Energy Efficiency
We leverage the energy-efficiency of MCA (weight storage
and inner-product computation) for energy savings. Addition-
ally, as mentioned in section 3.1, the reconfigurability in mPE
enables optimized mapping that reduces the peripheral en-
ergy per MCA thereby resulting in overall energy reductions.
Within a NeuroCell, event-drivenness in SNN computations
is utilized by adding “zero-check logic” in each programmable
switch to prevent data transfers resulting from insignificant
spike-packets (for instance, all bits in the spike packet be-
ing zero). Additionally, at the topmost level in the hierarchy,
RESPARC exploits SNN data statistics (event-drivenness) to
prevent unnecessary broadcasts to NeuroCells by checking the
data read from SRAM with a “zero-check logic”. Thus, the
reconfigurability and event-driven computation further com-
plement the benefits observed with MCAs for energy-efficient
SNN acceleration on RESPARC.
4. EXPERIMENTAL METHODOLOGY
4.1 CMOS Baseline
We implemented the dataflow proposed in [15] for our CMOS
baseline and aggressively optimized it for SNNs. We aug-
mented the implementation with event-driven optimizations
to prevent unnecessary memory fetches and computations.
Additionally, we added buffers to optimize the temporal and
spatial data reuse patterns to minimize the memory fetches
and thereby, optimizing the overall energy consumption. Note
that our CMOS baseline enables to decouple the circuit and
network-on-chip driven optimizations in other CMOS based
SNN accelerators in order to rigorously analyze the MCA cen-
tric memory and computation benefits in RESPARC.
4.2 Architecture Level Simulation Setup
RESPARC is composed of different technologies namely cross-
bar technology, technology of the interfaced neurons and the
CMOS peripherals. For the memristive devices, we used a re-
sistance range of “20kΩ – 200kΩ” with 16 levels (4 bits) for
weight-discretization, that is typical of memristive technolo-
gies such as PCM, Ag-Si [16]. We considered an operating
voltage of “Vdd/2” for the MCA as it is interfaced with CMOS
neurons [17]. The peripheral circuit consisting of buffers, com-
munication and control logic was implemented at the Regis-
ter Transfer Level in Verilog HDL and mapped to IBM 45nm
technology using Synopsys Design Compiler. Synopsys Power
Compiler was used to estimate the energy consumption. The
input memory (SRAM) was modelled using CACTI [18]. Fig.
8 lists the simulation parameters and the implementation met-
rics for one NeuroCell. Please note that the same methodol-
ogy was also used to estimate the energy consumption of our
CMOS baseline. Fig. 9 shows the simulation parameters and
implementation metrics for the baseline.
Our benchmark comprises of six SNN designs from different
recognition applications namely, House Number Recognition
(SVHN dataset [19]), Digit Recognition (MNIST dataset [20])
and Object Classification (CIFAR-10 dataset [21]). We use
one MLP and one CNN from each application. The SNNs were
Micro-architectural
Parameters Value
Architecture 64 bit
NC Dimension 4×4
No. of mPE (Switches) 16 (9)
No. of MCAs per mPE 4
Metrics Value
Feature Size 45nm
Area 0.29 mm2
Power 53.2 mW
Gate Count 67643
Frequency 200 MHz
Figure 8: RESPARC parameters and metrics
Micro-architectural
Parameters Value
NU count 16
FIFO(s): Input (Weight) 16 (1)
FIFO depth 32
Width: FIFO (NU) 4 (4)
Metrics Value
Feature Size 45nm
Area 0.19 mm2
Power 35.1 mW
Gate Count 44798
Frequency 1GHz
Figure 9: CMOS baseline parameters and metrics
Application Dataset Connectivity Layers Neurons Synapses
House Number 
Recognition SVHN
MLP 4 2778 2778000
CNN 6 124570 2941952
Digit 
Recognition MNIST
MLP 4 2378 1902400
CNN 6 66778 1484288
Object 
Classification CIFAR-10
MLP 5 3778 3778000
CNN 6 231066 5524480
Figure 10: SNN Benchmarks
trained using supervised learning algorithm proposed in [4].
Fig. 10 shows the benchmark details. As mentioned before, we
do not consider the training phase of the SNN and hence, do
not consider the energy expended in programming the MCAs.
Also, in typical use case of recognition applications, the train-
ing process is performed once or very infrequently. On the
other hand, the testing or evaluation phase, in which the ac-
tual classification is performed using SNNs, extends for much
longer periods of time. Hence, we evaluate RESPARC for the
more critical testing phase.
5. EXPERIMENTAL RESULTS
In this section, we present the results of various experiments
that demonstrate the benefits of RESPARC and underscore
the effectiveness of the proposed architecture in exploring the
design space of post-CMOS based MCAs for SNN applica-
tions.
5.1 Comparison with CMOS baseline
Fig. 11 compares the energy savings and performance spee-
dups obtained per classification for RESPARC over the CMOS
baseline for various SNN applications with CNN and MLP
topologies. The energy consumptions are normalized to the
energy consumption of MNIST on RESPARC and the perfor-
mance speedups are normalized to CIFAR-10 on CMOS base-
line. The MCA size used is 64 i.e., 64 rows and 64 columns.
As shown in Figs. 11 (a) and (c), RESPARC provides sig-
nificant energy benefits between 10× – 15× (12× on average)
at a performance speedup of 33× – 95× (60× on average) for
the CNN benchmarks. For MLPs, (shown in Figs. 11(b) and
(d)) energy benefits on RESPARC increase to 331× – 549×
(513× on average) at a performance speedup of 360× – 415×
(382× on average). Hence, RESPARC efficiently accelerates
both CNN and MLP based SNN applications.
The lower efficiency (both energy and speedup) for CNNs
stems from the incomplete utilization of MCAs in RESPARC
as discussed in subsection 3.1.1. The incomplete utilization
leads to higher peripheral energy consumption per MCA there-
by, decreasing the overall energy improvement. Additionally,
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RESPARC vs CMOS baseline per classification
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Figure 12: RESPARC and CMOS baseline energy breakdowns
for different topologies
incompletely utilized MCAs lead to lesser gain in performance
speedup as lesser number of MCA outputs (columns) are uti-
lized. In contrast, MLPs have fully utilized MCAs that result
in higher throughput (number of outputs computed per unit
time) as all the columns of the MCA are being used for output
computation.
5.2 Comparision with varying MCA sizes
The graphs in Fig. 12 show the breakdown of energy from
Fig. 11 into 3 key components for RESPARC: (i) Neuron
(ii) Crossbar (iii) Peripherals and 3 key components for the
CMOS baseline: (i) Core (ii) Memory Access (iii) Memory
Leakage. We present the energy distribution for MLP and
CNN benchmarks on different MCA (crossbar) sizes namely
(i) RESPARC-128 (ii) RESPARC-64 (iii) RESPARC-32. Fig.
12 (a) shows RESPARC energy consumption for MLPs. The
energy consumption decreases with increasing MCA size. This
is due to the fact that for larger MCAs the synapses would
be mapped across less number of mPEs that decreases the
peripheral energy per MCA reducing the overall energy con-
sumption. On the other hand, for CNNs (shown in Fig. 12(c)),
RESPARC-64 is the most energy-efficient. We observe a de-
crease in energy from RESPARC-32 to RESPARC-64 with
CNNs due to decrease in peripheral energy. However, in-
creasing MCA size from 64 to 128 increases the MCA non-
utilization (due to sparser connectivity in CNNs as discussed
in section 3.1.1) that dominates the overall energy consump-
tion. Hence, unlike MLPs, an increase in MCA size from 64
to 128 does not result in a corresponding decrease in the pe-
ripheral energy per MCA as the number of mPEs being used
does not decrease commensurately.
As shown in Fig. 12 (b), the energy consumption in MLPs
on the CMOS baseline is dominated by the memory compo-
nent (access and leakage). This implies that the energy savings
for MLPs on RESPARC results from efficient memory storage
(weight storage in MCAs). On the other hand, Fig. 12 (d)
shows that the computation core (which includes the buffers
and the computation units) dominates the energy consump-
tion in CNNs. This suggests that the energy efficiency for
CNNs on RESPARC results from the efficient inner-product
computation in the MCAs.
5.3 Effect of event-drivenness in SNNs
The graphs in Fig. 13 show the energy savings for MNIST
dataset on RESPARC due to SNN’s event-driven processing
nature. The energy benefits are highest on RESPARC with
the smallest MCA size. This is a consequence of the fact that
the probability of finding zeros with smaller run-lengths (zeros
with run length of 32 refers to a 32-bit spike-packet with all
bits being zero) is significantly higher than that with larger
run-lengths. We also obtained similar energy improvements
with event-driven optimizations on the other two datasets.
As discussed before, smaller MCAs are preferred because of
reliability but they suffer from increased peripheral energy
consumption. However, RESPARC with its event-drivenness
enables using MCAs of smaller sizes for efficient acceleration
of SNNs.
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Figure 13: (a) Energy consumption analysis with event-
drivenness in MLPs (b) Energy consumption analysis with
event-drivenness in CNNs
The benefits observed with CNNs are lesser than MLPs.
This is due to the fact that CNNs process two-dimensional
spatial windows of the input image that typically comprises
of foreground (white) pixels. In contrast, MLPs process one-
dimensional vectors that can easily find zero run-lengths for
background (black) pixels.
5.4 Effect of bit-discretization of MCA
Here, we analyze the memristor bit-precision on accuracy
and energy consumption of RESPARC and CMOS baseline.
As illustrated in Fig. 14 (a), the classification accuracy in-
creases continuously with increasing weight precision (higher
bit-discretization). However, the accuracy with 4-bits is com-
parable to the accuracy with 8 bits. Hence, we used 4-bit
weight precision for our energy comparisons between RESPARC
and CMOS baseline. However, other complex applications
may necessitate the usage of higher bit-discretization for weight
storage.
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Figure 14: (a) Normalized Accuracy with respect to bit-
dicretization in memristors (b) Normalized Energy with re-
spect to bit-dicretization in memristors
A noteworthy observation here is that the energy consump-
tion in RESPARC (from Fig. 14 (b)) is fairly independent
of the weight precision. However, the area of the memristive
device will increase with increasing precision that will increase
the MCA area resulting in an area overhead. We also observe
from Fig. 14 (b) that the energy consumption of the CMOS
baseline increases with increasing bit-discretization. This is
due to the fact that a higher precision demands bigger mem-
ory, buffers and compute units resulting in an increase in both
the core power (buffer and computation units) and memory
power (access and leakage).
6. CONCLUSIONS
The intrinsic compatibility of post-CMOS technologies with
biological primitives provides new opportunities to develop
efficient neuromorphic systems. In this work we proposed
RESPARC a memristive crossbar based architecture for energy-
efficient acceleration of deep Spiking Neural Networks (SNN).
We developed a reconfigurable hierarchy that efficiently im-
plements SNNs of different connectivities given a memristive
crossbar size and technology. Additionally, RESPARC syner-
gically combines the energy benefits of post-CMOS technolo-
gies and the event-drivenness of bio-inspired SNNs to address
the power and memory bottlenecks in modern computing sys-
tems. Our results on a range of recognition applications sug-
gest that RESPARC is a promising architecture to implement
SNNs providing favorable tradeoffs between energy and cross-
bar size.
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